WRD (RTL) Design -Sr Lead

Wireless HW Design Engineer (ASIC) – Lead Engineer, Senior

BDC WRD (Wi-Fi) is responsible for developing Qualcomm’s Wi-Fi chips. We are looking for a digital design engineer, with some signal processing background.

As a design engineer, you will be working with the lead on designing one of the IPs of the WiFi PHY for the upcoming WiFi standard and in the process contribute to the entire life cycle of a design from understanding spec, micro-architecture, RTL coding, RTL QA and making the releases. You will be participating along with the lead in discussions with the WiFi PHY systems team during the requirements phase. It is expected you to have the background and inclination to implement Signal processing module of WiFi in RTL and/or HLS.

Skills & Experience

- MTech/BTech in Electronics & Communication Engineering with 5-7 years in design, micro-architecture & RTL coding.

- Experience with HLS will be a plus.

- Proficient in Verilog, System-Verilog programming languages

- Solid experience with RTL QA flows like PLDRC, CDC, CLP (optional)

- Good to have the working experience either of Implementation or STA flows.

- Knowledge of signal processing concepts/algorithms and Wi-Fi standards (802.11a/b/g/n/ac/ax) is good to have.

- Good experience in any scripting languages (Perl, Tcl, etc..)

- Strong debugging and problem-solving skills.

Minimum Qualifications:

Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 6+ years of Hardware Engineering or related work experience.

OR

Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 5+ years of Hardware Engineering or related work experience.

OR

PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience.

Responsibilities