Senior RTL Design Lead
HCLTech
Candidates with 5 to 7 years experience is mandatory Experience in Full chip RTL integration is preferred Experience with ASIC/SoC development flow including synthesis/timing constraints development, Static Timing Analysis closure, resolving P& R congestion issues etc. Experience in RTL Synthesis Scripting experience Experience integrating IP's like PCIe, USB, Ethernet etc. Should be able to lead a team of 2 to 3 Entry Level engineers
Key Responsibilities
null Skill Requirements null
Other Requirements
null
Apply to this one first
This role was posted in the last 24 hours. Members can apply right now — everyone else has to wait until it unlocks, by which point hundreds of applications are already in.
Unlock with PremiumDon't want to miss the next one?
Subscribe to daily email alerts for roles matching your interests.
