As a Staff CAD Engineer specializing in Logical Equivalence Check (LEC), you will be a key contributor to Qualcomm's formal verification infrastructure. You will work within the GCAD (Global CAD) organization, collaborating closely with design, synthesis, and implementation teams to ensure functional correctness of SoC designs across all stages of the ASIC design flow. You will leverage industry-leading EDA tools such as Cadence Conformal LEC, Conformal ECO, and Synopsys Formality to deliver high-quality, silicon-ready designs.
Key Responsibilities
Own and drive the end-to-end LEC flow including RTL-to-initmap, RTL-to-initopt, RTL-to-finalopt, gate-to-gate (G2G), and ECO verification runs.
Debug and resolve Non-Equivalences (NEQs), aborts, unmapped points, and incomplete verifications across complex SoC subsystems (e.g., APSS, DDRSS, GFX, Modem).
Develop and maintain LEC scripts, dofiles, and automation infrastructure using Tcl, Perl, Python, or Shell scripting.
Collaborate with synthesis engineers to integrate LEC into the synthesis flow using Cadence Genus write_do_lec and Synopsys DC write_formality_script interfaces.
Support Power-Aware Formal Verification (PA-FV) using UPF/CPF-based flows with Conformal Low Power (CLP) and Synopsys Formality with UPF.
Triage and resolve LEC-related JIRA tickets and provide technical guidance to junior engineers.
Contribute to LEC flow improvements, recipe development (abort recipes, compare recipes), and methodology enhancements across both Conformal and Formality platforms.
Participate in design handoffs, FEQOR portal sign-offs, and cross-functional reviews.
Evaluate and qualify new EDA tool versions and features from Cadence and Synopsys vendors.
Mentor junior and senior engineers on LEC methodology, debug techniques, and best practices across both tool ecosystems.
Education Requirements
Required: Bachelor's degree in Electrical Engineering, Computer Engineering, VLSI & Embedded Systems, or equivalent.
Preferred: Master's degree in Electrical Engineering, Computer Engineering, or VLSI & Embedded Systems.
Required Skills & Experience
Don't want to miss the next one?
Subscribe to daily email alerts for roles matching your interests.
5+ years of hands-on experience in ASIC/SoC CAD engineering with a focus on formal verification and LEC.
Deep expertise in Cadence Conformal LEC (RTL-to-gate, gate-to-gate, ECO verification).
Strong hands-on experience with Synopsys Formality
Strong understanding of ASIC design flows from RTL synthesis through GDS, including synthesis (Cadence Genus / Synopsys DC), place & route, and ECO flows.
Proficiency in debugging NEQs, aborts, and unmapped key points in complex hierarchical designs.
Experience with Power-Aware LEC / Conformal Low Power (CLP) using UPF/CPF.
Solid scripting skills in Tcl, Perl, Python, and/or Shell (Bash/CSH).
Familiarity with RTL languages (SystemVerilog / Verilog / VHDL).
Experience with UNIX/Linux environments and large-scale compute grid infrastructure (LSF, SGE).
Strong analytical and problem-solving skills with attention to detail.
Experience with Sequential Equivalence Checking (SEC) tools such as Cadence JasperGold SEC App or Synopsys VC Formal.
Knowledge of DFT (Design for Test) constraints and their impact on LEC flows in both Conformal and Formality.
Familiarity with Smart LEC (SLEC), SVP operators, and advanced abort resolution techniques.
Experience with FEQOR portal and Qualcomm's internal handoff and sign-off processes.
Exposure to multi-tool LEC strategies — knowing when to use Conformal vs. Formality based on design complexity and synthesis tool chain.
Minimum Qualifications:
Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.
OR
Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.
OR
PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.
Applicants: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).
Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.
To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.
If you would like more information about this role, please contact Qualcomm Careers.
Similar roles you might like
More openings like this one — take a look before you go.
