Lead Engineer - PD
QuEST Global
Job Requirements
At Quest Global, it’s not just what we do but how and why we do it that makes us different. With over 25 years as an engineering services provider, we believe in the power of doing things differently to make the impossible possible. Our people are driven by the desire to make the world a better place—to make a positive difference that contributes to a brighter future. We bring together technologies and industries, alongside the contributions of diverse individuals who are empowered by an intentional workplace culture, to solve problems better and faster.
a { text-decoration: none; color: #464feb; } tr th, tr td { border: 1px solid #e6e6e6; } tr th { background-color: #f5f5f5; }
ob Summary
We are seeking an experienced Lead Engineer – Physical Design to lead the implementation of complex ASIC/SoC designs from netlist to GDSII. The candidate will be responsible for floorplanning, placement, clock tree synthesis, routing, timing closure, power optimization, physical verification support, and tapeout activities across advanced technology nodes.
The ideal candidate should have extensive experience in SoC implementation, timing closure, low-power design methodologies, and advanced node physical design challenges.
Key Responsibilities
- Lead end-to-end Physical Design implementation from Netlist to GDSII.
- Perform and optimize:
- Floorplanning
- Power Planning
- Placement
- Clock Tree Synthesis (CTS)
- Routing
- Physical Signoff Preparation
Don't want to miss the next one?
Subscribe to daily email alerts for roles matching your interests.


