ASIC Silicon Design Verification Engineer III

Minimum qualifications:

• Bachelor's degree in electrical engineering, computer engineering, computer science, a related field, or equivalent practical experience.

• 4 years of experience with System Verilog and UVM.

Preferred qualifications:

• Master's degree or PhD in electrical engineering, computer engineering or computer science, with an emphasis on computer architecture.

• Experience in low-power design verification.