Senior RTL Design Engineer

Candidates with 2 to 5 years experience is mandatory Experience in RTL coding using Verilog/SV Experience in design using Xilinx or Altera devices Experience in using Vivado or Quartus Experience in supporting lab debug Good understanding of FPGA debugging techniques 2 to 5 years experience in front end des