Senior Physical Design Engineer
Intel
Job Details:Job Description: As a Senior Physical Design Engineer, you will play a pivotal role in shaping the future of Intel's cutting-edge custom IP and System-on-Chip SoC designs for the Central Engineering Group. Your work will directly impact the development of innovative products that drive Intel's technology leadership and other Intel customer designs in the Client, Data Center, AI and Automotive products. From RTL to GDS, you will be responsible for implementing robust physical design solutions that optimize power, performance, and area while adhering to the highest industry standards. You will be a technical lead for a team to drive the SoC/Subsystem level implementation and drive convergence while meeting the PPA goals of the SOC. This is an opportunity to collaborate with world-class teams, solve complex engineering challenges, and contribute to Intel's mission of delivering transformative technology.
Key Responsibilities
- Execute all stages of the physical design flow, including synthesis, floor planning, place and route, clock tree synthesis, static timing analysis, and power/clock distribution.
- Perform verification and signoff tasks such as formal equivalence verification, reliability verification, static and dynamic power integrity analysis, layout verification, electrical rule checking, and structural design checking.
- Analyze results to identify violations, propose solutions, and implement fixes across multiple product architecture iterations.
- Optimize designs to enhance key parameters such as power, area, and frequency while ensuring high reliability and manufacturability.
- Develop and refine methodologies for physical design, leveraging automation tools to improve efficiency and accuracy.
- Collaborate with cross-functional teams to ensure design objectives are achieved and implement best practices for design flow and automation.Qualifications:Minimum Qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field with 15+ Years of experience in Physical Design execution.
- Master's degree with 13+ Years of experience in Physical Design execution.
- Deep knowledge in RTL-to-GDS workflows, including synthesis, place and route, and static timing analysis.
- Expertise in optimization techniques for power, performance, and area (PPA).
- Hands-on experience with industry-standard EDA tools for physical design and verification.
- Comprehensive knowledge of clock tree synthesis and low-power design techniques.
- Experience with competitive timing, floor planning methodologies (TFM), and multi-power domain analysis.
Preferred Qualifications:
Don't want to miss the next one?
Subscribe to daily email alerts for roles matching your interests.