(India) System IP Design Engineer

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.

We’re looking for a hands-on RTL Design Engineer to own the microarchitecture and RTL implementation of the Power Management Subsystem/Interrupt Controllers/AXI Interconnect/Cache Controller. You’ll collaborate with cross-functional teams—architecture, firmware, software, DV, and PD—to define, design, and optimize power management solutions for next-generation RISC-V/ARM-based SoCs.

This role is hybrid, based out of Bangalore, India.

We welcome candidates at various experience levels. During the interview process, you will beevaluated and offered a level that aligns with your experience, which may differ from the one in this posting.

Who You Are

• 3–6 years of experience in ASIC design, with expertise in microarchitecture and RTL for complex subsystems.

• Skilled in Verilog/SystemVerilog and comfortable working across design, debug, and analysis.

• Deep understanding of power management concepts—clocking, reset, DVFS, and low-power modes.

• Familiar with RISC-V or ARM-based SoCs and standard bus protocols (AXI, AHB, APB, CHI).

• Awareness of functional safety (ISO 26262) practices in hardware design.

What We Need

• Ability to own microarchitecture definition and RTL development of Power Management Subsystem/Interrupt Controllers/AXI Interconnect/Cache Controller.