CPU Core Design Verification Test Generator Lead

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.

At Tenstorrent, we build open, state of the art compute for real workloads and real developers.

You will own CPU focused test generator development and verification strategy, shaping how our out-of-order RISC-V CPUs are validated against complex ISA and microarchitectural behavior.

This role is hybrid, based out of Austin, TX or Santa Clara, CA.

We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

Who You Are

• You bring 8+ years in CPU design verification, test generation, or closely related CPU validation work.

• You have led development of test generators for x86, ARM, or RISC-V ISA environments.

• You understand CPU ISA behavior, privileged architecture, and high-performance out-of-order CPU microarchitecture.

• You are comfortable building tools, stimulus, and automation that scale verification across large CPU programs.

• You communicate clearly across design, DV, architecture, emulation, and post-silicon teams.

What We Need

• Lead development of CPU core-level test generators for high-performance out-of-order RISC-V cores.