Sr. Engineer, SoC Design Verification

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities.

Tenstorrent is seeking an engineer who will focus on pre-silicon verification of DFD logic in advanced AI SoCs, driving coverage of debug, test, and bring-up features critical to silicon success.

This role is hybrid, based out of Boston, MA; Toronto, Ottawa; or Santa Clara, CA.

We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

Who You Are

• Deeply curious about silicon debug/test infrastructure and its verification.

• Expert in UVM and verification of DFT/DFD features, scan, and on-chip trace logic.

• Comfortable working with Siemens Tessent flows, iJTAG, and advanced verification automation.

• Proactive, detail-oriented, and thrives in cross-functional technical discussions.

• Ideally familiar with tools similar to CocoTB

What We Need

• Develop and own verification environments for DFD logic across AI chiplets and SoCs.

• Write, refine, and execute test scenarios for scan, MBIST, array dump, and clock-stop features.